Lesson 1.1.2
1.1.2 CISC, RISC, GPUs and multicore parallel processing Quiz: OCR Computer Science, Unit 1
20 questions
In partnership with Revision Ninja
Lesson 1.1.2, CISC, RISC, GPUs and multicore parallel processing: 20 multiple choice questions for the OCR Computer Science (H446), Unit 1: The characteristics of contemporary processors, input, output and storage devices, written with Revision Ninja.
Host it live on the board and students join with a game code on their own devices, or revise alone with Free Play. The answers are revealed in the game.
The 20 questions
-
Which feature is characteristic of a Complex Instruction Set Computer architecture?
- Variable instruction length
- Single cycle execution
- Heavily pipelined
- Fixed instruction length
-
How many clock cycles do most instructions take to execute in a RISC processor?
- Multiple clock cycles
- Zero clock cycles
- One clock cycle
- Variable clock cycles
-
Why are compilers generally more complex for RISC processors than CISC processors?
- Variable length instructions
- Fewer registers available
- Hardware instruction decoding
- More instructions needed
-
Which processor type relies on complex built-in hardware to decode compound instructions?
- GPU
- CISC
- RISC
- Parallel core
-
How does register availability in RISC processors compare to CISC processors?
- RISC has fewer
- RISC has none
- Both are equal
- RISC has more
-
What structural feature allows GPUs to process graphics data extremely quickly?
- Thousands of cores
- Large L3 cache
- Complex branch prediction
- High clock speed
-
Which task is most suitable for offloading to a GPU rather than a CPU?
- Matrix multiplication
- Compiling source code
- Single-threaded calculations
- OS task scheduling
-
Why is instruction pipelining easier to implement in RISC processors than CISC?
- Fixed instruction size
- Variable execution time
- Larger memory footprint
- Microcode execution
-
Which description best defines the physical structure of a contemporary multicore processor?
- Multiple physical cores
- Multiple separate CPUs
- Single processing unit
- Virtualised core software
-
What limits the speedup gained when adding more cores to a multicore system?
- Increased cache size
- High RAM capacity
- Fixed instruction length
- Sequential software sections
-
Why are RISC processors predominantly used in smartphone devices?
- Complex instructions
- Microcode decoding
- Lower power consumption
- Higher thermal output
-
Which parallel processing classification describes a GPU applying one operation across multiple data sets?
- SISD
- SIMD
- MIMD
- MISD
-
Which architecture executes different instructions on different datasets simultaneously across multiple cores?
- SIMD
- SISD
- MIMD
- MISD
-
Compared to a CPU core, how is an individual GPU core designed?
- Identical in structure
- Simpler and slower
- Larger cache size
- Faster and complex
-
What internal feature do CISC processors use to break down complex instructions into simpler micro-operations?
- Registers
- Accelerators
- Microcode
- Compilers
-
What primary hardware bottleneck occurs when multiple cores attempt to access main memory simultaneously?
- Bus contention
- Pipelining stall
- Register overflow
- Cache failure
-
What mechanism ensures that all cores in a multicore system see identical data in cache?
- Cache coherency
- Bus pipelining
- Branch prediction
- Memory swapping
-
How do the number of addressing modes in CISC compare to those in RISC?
- RISC has infinite
- CISC has more
- CISC has fewer
- Both are identical
-
What distinguishes a distributed system from a standard multicore parallel system?
- Unified system cache
- Independent memory spaces
- Shared clock speed
- Single CPU motherboard
-
Which instruction architecture restriction forces RISC processors to perform operations using only register data?
- Direct-mapped architecture
- Load/store architecture
- Memory-register architecture
- Accumulator architecture
Related quizzes
- Processor components: ALU, control unit, registers and buses Quiz · 1.1.1a · 20 questions
- Fetch-decode-execute, CPU performance, pipelining and architectures Quiz · 1.1.1b · 20 questions
- Input, output and storage devices applied to problems Quiz · 1.1.3a · 20 questions
- Magnetic, flash and optical storage, RAM, ROM and virtual storage Quiz · 1.1.3b · 20 questions
- Operating systems and memory management Quiz · 1.2.1a · 20 questions
- Compression, encryption and hashing Quiz · 1.3.1 · 20 questions
- Primitive data types and binary number representation Quiz · 1.4.1a · 20 questions
- Data Protection Act 1998 and Computer Misuse Act 1990 Quiz · 1.5.1a · 20 questions
- The nature and need for abstraction and abstract models Quiz · 2.1.1 · 20 questions
- Programming constructs, recursion and variable scope Quiz · 2.2.1a · 20 questions